Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

For undergraduate courses in Advanced Digital Logic and Advanced Digital Design in departments of electrical engineering, computer engineering, and computer science. Introducing the Verilog HDL in a brief format, this text presents a selected set of the changes the popular hardware underwent in its first revisionemerging as IEEE Std 1364-2001 or Verilog-2001. It addresses the main features that support the design of combinational and sequential logic, and emphasizes synthesizable models, with a limited discussion of the theoretical framework for synthesis.

Logische schakelingen.

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

SystemVerilog language consists of three very specific areas of constructs - design, assertions and testbench. Assertions add a whole new dimension to the ASIC verification process. Assertions provide a better way to do verification proactively. Traditionally, engineers are used to writing verilog test benches that help simulate their design. Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today. SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism. This provides the designers a very strong tool to solve their verification problems. While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language. The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful. While the language has been defined very well, there is no practical Guide that shows how to use the language to solve real verification problems. This book will be the practical guide that will help people to understand this new methodology. "Today's SoC complexity coupled with time-to-market and first-silicon success pressures make assertion based verification a requirement and this book points the way to effective use of assertions." - Satish S. Iyengar, Director, ASIC Engineering, Crimson Microsystems, Inc. "This book benefits both the beginner and the more advanced users of SystemVerilog Assertions (SVA). First by introducing the concept of Assertion Based Verification (ABV) in a simple to understand way, then by discussing the myriad of ideas in a broader scope that SVA can accommodate. The many real life examples, provided throughout the book, are especially useful." - Irwan Sie, Director, IC Design, ESS Technology, Inc. "SystemVerilog Assertions is a new language that can find and isolate bugs early in the design cycle. This book shows how to verify Complex protocols and memories using SVA with seeral examples. This book is a good reference guide for both design and verification engineers." - Derick Lin, Senior Director, Engineering, Airgo Networks, Inc.

Elektronische schakelingen ; Logische schakelingen.

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

ic --- Electronics --- Computer architecture. Operating systems --- Logische schakelingen.

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

In the past ten years there has been a revolution in the practice of hardware design. Professionals now rely on CAD software, rapid prototyping, and programmable logic devices to streamline the design process. Contemporary Logic Design is the first text to address these changes and offer a truly modern introduction to logic design. From the first chapter, the author complements his presentation of logic design theory with discussions of current design technologies. The book provides comprehensive coverage of programmable logic, including ROMs, PALs, and PLAs. A Practical Matters section concludes most chapters, which ties theory to practice and explains design technologies in detail. To synthesize the text coverage of combinational and sequential design methods, the author uses a detailed case study of a simple processor design in the final two chapters. The text introduces readers to a wide range of software tools, including schematic capture, logic simulation and Boolean minimization, and dem-onstrates how they fit into the hardware design process. The author also encourages hands-on experimentation with software tools such as LogicWorks to bolster the reader's understanding of practical design methods.

Computer architecture. Operating systems --- Electrical engineering --- computerarchitectuur --- finite state machine --- sequentiele logica --- combinatietheorie --- digitale logica --- Logische schakelingen --- Logische schakelingen.

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Sciences appliquées --- Telecommunicaties --- Toegepaste wetenschappen --- Télécommunications --- Circuits à transistors --- Logische schakelingen --- 621.396.6