Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable, and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary “User Constraints File”. The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students, and professionals engaged in the domain of FPGA circuit optimization and implementation.

Field programmable gate arrays -- Computer-aided design. --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Field programmable gate arrays --- Computer-aided design. --- Field programmable logic arrays --- FPGAs --- Gate array circuits --- Programmable logic devices --- Systems engineering. --- Electronics. --- Logic design. --- Circuits and Systems. --- Electronics and Microelectronics, Instrumentation. --- Logic Design. --- Design, Logic --- Design of logic systems --- Digital electronics --- Electronic circuit design --- Logic circuits --- Machine theory --- Switching theory --- Electrical engineering --- Physical sciences --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Electronic circuits. --- Microelectronics. --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Electron-tube circuits --- Electric circuits --- Electron tubes

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Low-Power Variation-Tolerant Design in Nanometer Silicon Edited by: Swarup Bhunia Saibal Mukhopadhyay Design considerations for low-power operations and robustness with respect to variations typically impose contradictory requirements. Low-power design techniques such as voltage scaling, dual-threshold assignment and gate sizing can have large negative impact on parametric yield under process variations. This book focuses on circuit/architectural design techniques for achieving low power operation under parameter variations. Coverage includes logic and memory design, modeling and analysis, as well as design methodology to achieve simultaneously low power and variation tolerance, while minimizing design overhead. •Introduces readers to some of the most important challenges in low-power and variation-tolerant IC design in nanoscale technologies; •Presents a holistic view of Low-Power Variation-Tolerant Design, at different levels of design abstraction, starting from device to circuit, architecture and system; •Offers comprehensive coverage of modeling, analysis and design methodology for low power and variation-tolerant logic circuits, memory and systems, micro-architecture, DSP, mixed-signal and FPGAs, including current industrial practices, technology scaling trends, and emerging challenges; •Describes in detail modeling and analysis of different variation effects (die-to-die and within-die, process and temporal) on low-power designs; Includes coverage of ultra low-power and robust sub-threshold design.

Field programmable gate arrays -- Computer-aided design. --- Integrated circuits -- Very large scale integration. --- Low voltage integrated circuits -- Computer-aided design. --- Nanoelectromechanical systems -- Computer-aided design. --- Low voltage integrated circuits --- Integrated circuits --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Design and construction --- Mathematical models --- Low voltage integrated circuits. --- Integrated circuits. --- Chips (Electronics) --- Circuits, Integrated --- Computer chips --- Microchips --- Low power consumption chips --- Low power integrated circuits --- Reduced voltage integrated circuits --- Engineering. --- Computer-aided engineering. --- Electronic circuits. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Electronic circuits --- Microelectronics --- Low voltage systems --- Systems engineering. --- Computer aided design. --- CAD (Computer-aided design) --- Computer-assisted design --- Computer-aided engineering --- Design --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- CAE --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing