Listing 1 - 6 of 6 |
Sort by
|
Choose an application
Electronics --- Programming --- Computer architecture. Operating systems --- digitale elektronica --- EDA (electronic design automation) --- Open Source --- Linux
Choose an application
Electronics --- ORCAD --- PCB (printed circuit board) --- EDA (electronic design automation) --- CAD (computer aided design) --- CAD CAM
Choose an application
Computer science --- Computer science. --- Informatics --- Science --- information technology --- design automation --- simulation --- signal processing --- pattern recognition --- parallel computing
Choose an application
Long description: The aim of this workshop is to make FPGA and reconfigurable technology accessible to software programmers.Despite their frequently proven power and performance benefits, designing for FPGAs is mostly an engineering discipline carried out by highly trained specialists.With recent progress in high-level synthesis, a first important step towards bringing FPGA technology to potentially millions of software developers was taken. The FSP Workshop aims at bringing researchers and experts from both academia and industry together to discuss and exchange the latest research advances and future trends.This includes high-level compilation and languages, design automation tools that raise the abstraction level when designing for (heterogeneous) FPGAs and reconfigurable systems and standardized targetplatforms.This will in particular put focus on the requirements of software developers and application engineers.In addition, a distinctive feature of the workshop will be its cross section through all design levels, ranging from programming down to custom hardware.Thus, the workshop is targeting all those who are interested in understanding the big picture and the potential of domain-specific computing and software-driven FPGA development.In addition, the FSP Workshop shall facilitate collaboration of the different domains. Topics of the FSP Workshop include, but are not limited to: • High-level synthesis (HLS) and domain-specific languages (DSLs) for FPGAs and heterogeneous systems • Mapping approaches and tools for heterogeneous FPGAs • Support of hard IP blocks such as embedded processors and memory interfaces • Development environments for software engineers (automated tool flows, design frameworks and tools, tool interaction) • FPGA virtualization (design for portability, resource sharing, hardware abstraction) • Design automation technologies for multi-FPGA and heterogeneous systems • Methods for leveraging (partial) dynamic reconfiguration to increase performance, flexibility, reliability, or programmability • Operating system services for FPGA resource management, reliability, security • Target hardware design platforms (infrastructure, drivers, portable systems) • Overlays (CGRAs, vector processors, ASIP- and GPU-like intermediate fabrics) • Applications (e.g., embedded computing, signal processing, bio informatics, big data,database acceleration) using C/C++/SystemC-based HLS, OpenCL, OpenSPL, etc. • Directions for collaborations (research proposals, networking, Horizon 2020)
FPGA --- Design Automation --- Hardware Acceleration --- High-Level Synthesis --- Reconfigurable Computing --- Software-Driven FPGA Developm. --- System-on-Chip
Choose an application
Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs Kanupriya Gulati Sunil P. Khatri This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition. In particular, this book: Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms; Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X; Helps the reader by presenting example algorithms which may be used by the reader to determine how best to accelerate their specific EDA algorithm; Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints; Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.
Computer algorithms. --- Computer-aided design. --- Electronic circuit design -- Automation. --- Electronic circuit design -- Data processing. --- Electronic circuit design --- Computer algorithms --- Computer-aided design --- Electrical Engineering --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Data processing --- Automation --- Automation. --- Data processing. --- Electronic circuits --- CAD (Computer-aided design) --- Computer-assisted design --- Design --- Engineering. --- Computer-aided engineering. --- Electronic circuits. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Computer-aided engineering --- Algorithms
Choose an application
Computers --- Integrated circuits --- Circuits --- Design and constructionAdditional reviewers -- Author index -- [Copyright notice] -- [Front cover] -- Proceedings 2013 IEEE Computer Society Annual Symposium on VLSI [sponsors and organizers] -- Embedded systems design for smart system integration -- HW/SW architecture co-synthesis of ASIP-based MPSoCs for highly- demanding applications -- Recent advances and challenges in physical design automation -- Do we need wide flits in Networks-on-Chip? -- Determining the test sources/sinks for NoC TAMs -- Real-time low-power task mapping in Networks-on-Chip -- Using guiding heuristics to improve the dynamic checking of temporal properties in data dominated high-level designs -- Data extraction from SystemC designs using debug symbols and the SystemC API -- LImbiC: An adaptable architecture description language model for developing an application-specific image processor. --- Very large scale integration --- Design and construction.
Listing 1 - 6 of 6 |
Sort by
|