Narrow your search

Library

ULiège (7)

KU Leuven (6)

Odisee (6)

Thomas More Kempen (6)

Thomas More Mechelen (6)

UCLL (6)

ULB (6)

VIVES (6)

EhB (5)

VUB (5)

More...

Resource type

book (14)

digital (3)


Language

English (17)


Year
From To Submit

2012 (1)

2010 (4)

2009 (4)

2008 (4)

2007 (1)

More...
Listing 1 - 10 of 17 << page
of 2
>>
Sort by

Book
Low power hardware synthesis from concurrent action-oriented specifications
Authors: ---
ISBN: 1489987029 1441964800 1441964819 Year: 2010 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications Gaurav Singh Sandeep K. Shukla This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design’s power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs. •Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction; •Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption); •Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.


Book
Ingredients for successful system level automation design methodology
Authors: ---
ISBN: 1281492280 9786611492281 1402084722 1402084714 9048178908 Year: 2008 Publisher: [New York] : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

System Level Design (SLD) and Electronic System Level (ESL) Design are buzzwords of today‘s Electronic Design Automation industry. The idea is to raise the level of abstraction of the design entry for future hardware systems beyond the register transfer level. This is necessitated by the increasing complexity of the systems, co-dependence between hardware and software, the immense gate count available on a single chip, the relatively slower growth in designer productivity, and decreasing design turn around time. Even though a number of languages and design environments have been proposed in the last few years which include SystemC, Bluespec, SpecC, and System Verilog, etc., none of these satisfy our wish list for a successful system level design language or framework. We want languages and frameworks which will enable us to model heterogeneous system-on-chips. These can be best captured by a language capable of expressing and co-simulating multiple models of computation. Also, we want to model behavior rather than structure, and want our SLD languages to support simulation of behavioral hierarchy, rather than structural ones available in the existing languages. We also want easier integration of frameworks and tools from various vendors and open source tools that not only support design, verification, dynamic waveform viewing, coverage driven dynamic test generation within the same framework, but also allows dynamic enabling or disabling some of the tools from the integrated framework to speed up simulation as needed. We also want open source Eclipse plug-in for SystemC or similar ESL languages. We want the ability for dynamic reflection and introspection from a running simulation to provide us with information about simulation state and accordingly generate tests dynamically to fulfill coverage goals. Ingredients for Successful System Level Design Methodology discusses these wish lists, and provides detailed discussions on how our prototype implementations provide us with these much desired features.

Nano, quantum, and molecular computing : implications to high level design and validation
Authors: ---
ISBN: 9781402080678 1402080670 9781402080685 1402080689 Year: 2004 Publisher: Boston, Massachusetts : Kluwer Academic Publishers,

Loading...
Export citation

Choose an application

Bookmark

Abstract

One of the grand challenges in the nano-scopic computing era is guarantees of robustness. Robust computing system design is confronted with quantum physical, probabilistic, and even biological phenomena, and guaranteeing high reliability is much more difficult than ever before. Scaling devices down to the level of single electron operation will bring forth new challenges due to probabilistic effects and uncertainty in guaranteeing 'zero-one' based computing. Minuscule devices imply billions of devices on a single chip, which may help mitigate the challenge of uncertainty by replication and redundancy. However, such device densities will create a design and validation nightmare with the shear scale. The questions that confront computer engineers regarding the current status of nanocomputing material and the reliability of systems built from such miniscule devices, are difficult to articulate and answer. We have found a lack of resources in the confines of a single volume that at least partially attempts to answer these questions. We believe that this volume contains a large amount of research material as well as new ideas that will be very useful for some one starting research in the arena of nanocomputing, not at the device level, but the problems one would face at system level design and validation when nanoscopic physicality will be present at the device level.


Book
Synthesis of embedded software : frameworks and methodologies for correctness by construction
Authors: ---
ISBN: 1489987371 1441963995 1441964002 Year: 2010 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction Edited by: Sandeep Kumar Shukla Jean-Pierre Talpin Embedded software is ubiquitous today. There are millions of lines of embedded code in smart phones, and even more in systems responsible for automotive control, avionics control, weapons control and space missions. Some of these are safety-critical systems whose correctness, timely response, and reliability are of paramount importance. These requirements pose new challenges to system designers. This necessitates that a proper design science, based on “constructive correctness” be developed. Correct-by-construction design and synthesis of embedded software is done in a way so that post-development verification is minimized, and correct operation of embedded systems is maximized. This book presents a sampling of the state of the art in the design of safety-critical, embedded software. It introduces readers to a number of major approaches to specification driven embedded software synthesis/construction. While it is not exhaustive in scope, it compiles knowledge that is otherwise scattered in numerous journals and conferences proceedings. It is a valuable reference for practitioners and researchers concerned with improving the embedded systems product development life-cycle. • Provides state-of-the-art research on new software engineering life-cycle for safety-critical, embedded software; • Includes theory, methodologies, and examples of “correct by construction” software engineering; • Allows for the design of embedded software with a reduced verification burden and guarantee of correctness; • Offers a reference to the latest research, otherwise available only in disparate journals and conference proceedings.


Book
Low power design with high-level power estimation and power-aware synthesis
Authors: --- ---
ISBN: 1461408717 9786613353474 1461408725 1283353474 Year: 2012 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phones, PDAs and high performance machines for data centers. To achieve short time to market, design flows must facilitate a much shortened time-to-product requirement. High-level modeling, architectural exploration and direct synthesis of design from high level description enable this design process. This book presents novel research techniques, algorithms,methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design. Integrates power estimation and reduction for high level synthesis, with low-power, high-level design; Shows specific techniques for ASICs as well as FPGA based SoC designs, allowing readers to evaluate and explore various possible alternatives; Covers techniques from RTL/gate-level to hardware software co-design.


Book
Metamodeling-driven IP reuse for SoC integration and microprocessor design
Authors: ---
ISBN: 1596934255 9781596934252 1596934247 9781596934245 Year: 2009 Publisher: Boston Artech House

Loading...
Export citation

Choose an application

Bookmark

Abstract

This cutting-edge resource offers you an in-depth understanding of metamodeling approaches for the reuse of intellectual properties (IPs) in the form of reusable design or verification components. The book covers the essential issues associated with fast and effective integration of reusable design components into a system-on-a-chip (SoC) to achieve faster design turn-around time. Moreover, it addresses key factors related to the use of reusable verification IPs for a "write once, use many times" verification strategy - another effective approach that can attain a faster product design cycle.


Book
Ingredients for succesful system level design methodology
Authors: ---
ISBN: 9781402084713 Year: 2008 Publisher: S.l. : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract


Digital
SystemC Kernel Extensions for Heterogeneous System Modeling : A framework for Multi-MoC Modeling & Simulation
Authors: ---
ISBN: 9781402080883 Year: 2005 Publisher: Boston, MA Springer Science + Business Media, Inc


Digital
Ingredients for Successful System Level Design Methodology
Authors: ---
ISBN: 9781402084720 Year: 2008 Publisher: Dordrecht Springer Science + Business Media B.V

Loading...
Export citation

Choose an application

Bookmark

Abstract


Digital
Fundamental Problems in Computing : Essays in Honor of Professor Daniel J. Rosenkrantz
Authors: ---
ISBN: 9781402096884 Year: 2009 Publisher: Dordrecht Springer Netherlands

Loading...
Export citation

Choose an application

Bookmark

Abstract

Listing 1 - 10 of 17 << page
of 2
>>
Sort by