Listing 1 - 10 of 24 | << page >> |
Sort by
|
Choose an application
This work addresses the research and development of an innovative optimization kernel applied to analog integrated circuit (IC) design. Particularly, this works describes the modifications inside the AIDA Framework, an electronic design automation framework fully developed by at the Integrated Circuits Group-LX of the Instituto de Telecomunicações, Lisbon. It focusses on AIDA-CMK, by enhancing AIDA-C, which is the circuit optimizer component of AIDA, with a new multi-objective multi-constraint optimization module that constructs a base for multiple algorithm implementations. The proposed solution implements three approaches to multi-objective multi-constraint optimization, namely, an evolutionary approach with NSGAII, a swarm intelligence approach with MOPSO and stochastic hill climbing approach with MOSA. Moreover, the implemented structure allows the easy hybridization between kernels transforming the previous simple NSGAII optimization module into a more evolved and versatile module supporting multiple single and multi-kernel algorithms.The three multi-objective optimization approaches were validated with CEC2009 benchmarks to constrained multi-objective optimization and tested with real analog IC design problems. The achieved results were compared in terms of performance, using statistical results obtained from multiple independent runs. Finally, some hybrid approaches were also experimented, giving a foretaste to a wide range of opportunities to explore in future work.
Engineering. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Computational Intelligence. --- Computer aided design. --- Systems engineering. --- Ingénierie --- Conception assistée par ordinateur --- Ingénierie des systèmes --- Analog integrated circuits -- Computer-aided design. --- Constrained optimization. --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Analog integrated circuits --- Computer-aided design. --- Analog chips (Integrated circuits) --- Analog ICs --- Optimization, Constrained --- Computer-aided engineering. --- Computational intelligence. --- Electronic circuits. --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Intelligence, Computational --- Artificial intelligence --- Soft computing --- CAE --- Engineering --- Construction --- Industrial arts --- Technology --- Data processing --- Analog electronic systems --- Integrated circuits --- Mathematical optimization --- CAD (Computer-aided design) --- Computer-assisted design --- Computer-aided engineering --- Design --- Engineering systems --- System engineering --- Industrial engineering --- System analysis --- Design and construction
Choose an application
This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets. Introduces readers to hierarchical combination of Pareto fronts of placements; Presents electromigration-aware routing with multilayer multiport terminal structures; Includes evolutionary multi-objective multi-constraint detailed Router; Enables parasitic extraction performed over a semi-complete layout.
Engineering. --- Microprocessors. --- Electronics. --- Microelectronics. --- Electronic circuits. --- Circuits and Systems. --- Processor Architectures. --- Electronics and Microelectronics, Instrumentation. --- Integrated circuits --- Analog integrated circuits --- Design and construction. --- Analog chips (Integrated circuits) --- Analog ICs --- Analog electronic systems --- Systems engineering. --- Computer science. --- Electrical engineering --- Physical sciences --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Linear integrated circuits --- Electronic circuit design --- Electronic circuits --- Automation --- Design
Choose an application
This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.
Engineering. --- Microprocessors. --- Electronics. --- Microelectronics. --- Electronic circuits. --- Circuits and Systems. --- Processor Architectures. --- Electronics and Microelectronics, Instrumentation. --- Linear integrated circuits. --- Linear ICs --- Analog integrated circuits --- Systems engineering. --- Computer science. --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Electrical engineering --- Physical sciences --- Design and construction --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes
Choose an application
This book introduces readers to a variety of tools for automatic analog integrated circuit (IC) sizing and optimization. The authors provide a historical perspective on the early methods proposed to tackle automatic analog circuit sizing, with emphasis on the methodologies to size and optimize the circuit, and on the methodologies to estimate the circuit’s performance. The discussion also includes robust circuit design and optimization and the most recent advances in layout-aware analog sizing approaches. The authors describe a methodology for an automatic flow for analog IC design, including details of the inputs and interfaces, multi-objective optimization techniques, and the enhancements made in the base implementation by using machine leaning techniques. The Gradient model is discussed in detail, along with the methods to include layout effects in the circuit sizing. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. An extensive set of application examples is included to demonstrate the capabilities and features of the methodologies described.
Electronics --- Electrical engineering --- Applied physical engineering --- Computer science --- Computer architecture. Operating systems --- computers --- elektronica --- ingenieurswetenschappen --- computerkunde --- architectuur (informatica) --- elektrische circuits
Choose an application
This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets. Introduces readers to hierarchical combination of Pareto fronts of placements; Presents electromigration-aware routing with multilayer multiport terminal structures; Includes evolutionary multi-objective multi-constraint detailed Router; Enables parasitic extraction performed over a semi-complete layout.
Electronics --- Electrical engineering --- Applied physical engineering --- Computer science --- Computer architecture. Operating systems --- computers --- elektronica --- ingenieurswetenschappen --- computerkunde --- architectuur (informatica) --- elektrische circuits
Choose an application
This book constitutes the refereed proceedings of the 24th European Conference on Genetic Programming, EuroGP 2021, held as part of Evo*2021, as Virtual Event, in April 2021, co-located with the Evo*2021 events, EvoCOP, EvoMUSART, and EvoApplications. The 11 revised full papers and 6 short papers presented in this book were carefully reviewed and selected from 27 submissions. The wide range of topics in this volume reflects the current state of research in the field. The collection of papers cover interesting topics including developing new operators for variants of GP algorithms, as well as exploring GP applications to the optimisation of machine learning methods and the evolution of complex combinational logic circuits.
Choose an application
This book constitutes the refereed proceedings of the 23rd European Conference on Genetic Programming, EuroGP 2020, held as part of Evo*2020, in Seville, Spain, in April 2020, co-located with the Evo*2020 events EvoCOP, EvoMUSART and EvoApplications. The 12 full papers and 6 short papers presented in this book were carefully reviewed and selected from 36 submissions. The papers cover a wide spectrum of topics, including designing GP algorithms for ensemble learning, comparing GP with popular machine learning algorithms, customising GP algorithms for more explainable AI applications to real-world problems.
Genetic programming (Computer science) --- Computer programming --- Genetic algorithms --- Computers. --- Architecture, Computer. --- Special purpose computers. --- Computer communication systems. --- Artificial intelligence. --- Computer organization. --- Theory of Computation. --- Computer System Implementation. --- Special Purpose and Application-Based Systems. --- Computer Communication Networks. --- Artificial Intelligence. --- Computer Systems Organization and Communication Networks. --- Organization, Computer --- Electronic digital computers --- AI (Artificial intelligence) --- Artificial thinking --- Electronic brains --- Intellectronics --- Intelligence, Artificial --- Intelligent machines --- Machine intelligence --- Thinking, Artificial --- Bionics --- Cognitive science --- Digital computer simulation --- Electronic data processing --- Logic machines --- Machine theory --- Self-organizing systems --- Simulation methods --- Fifth generation computers --- Neural computers --- Communication systems, Computer --- Computer communication systems --- Data networks, Computer --- ECNs (Electronic communication networks) --- Electronic communication networks --- Networks, Computer --- Teleprocessing networks --- Data transmission systems --- Digital communications --- Electronic systems --- Information networks --- Telecommunication --- Cyberinfrastructure --- Network computers --- Special purpose computers --- Computers --- Architecture, Computer --- Automatic computers --- Automatic data processors --- Computer hardware --- Computing machines (Computers) --- Electronic calculating-machines --- Electronic computers --- Hardware, Computer --- Computer systems --- Cybernetics --- Calculators --- Cyberspace --- Distributed processing --- Computer science. --- Computer systems. --- Computers, Special purpose. --- Computer networks. --- Computer engineering. --- Computer Engineering and Networks. --- ADP systems (Computer systems) --- Computing systems --- Systems, Computer --- Informatics --- Science --- Design and construction
Choose an application
In this book, innovative research using artificial neural networks (ANNs) is conducted to automate the placement task in analog integrated circuit layout design, by creating a generalized model that can generate valid layouts at push-button speed. Further, it exploits ANNs’ generalization and push-button speed prediction (once fully trained) capabilities, and details the optimal description of the input/output data relation. The description developed here is chiefly reflected in two of the system’s characteristics: the shape of the input data and the minimized loss function. In order to address the latter, abstract and segmented descriptions of both the input data and the objective behavior are developed, which allow the model to identify, in newer scenarios, sub-blocks which can be found in the input data. This approach yields device-level descriptions of the input topology that, for each device, focus on describing its relation to every other device in the topology. By means of these descriptions, an unfamiliar overall topology can be broken down into devices that are subject to the same constraints as a device in one of the training topologies. In the experimental results chapter, the trained ANNs are used to produce a variety of valid placement solutions even beyond the scope of the training/validation sets, demonstrating the model’s effectiveness in terms of identifying common components between newer topologies and reutilizing the acquired knowledge. Lastly, the methodology used can readily adapt to the given problem’s context (high label production cost), resulting in an efficient, inexpensive and fast model. .
Integrated circuits --- Design and construction. --- Machine learning. --- Machine Learning. --- Learning, Machine --- Artificial intelligence --- Machine theory
Choose an application
Choose an application
This book consists of the research, design and implementation, from sizing to layout with parasitic extraction and yield estimation, of a low-power, low-noise amplifier for biomedical and healthcare applications of bio-potential signals, particularly focusing on the electromyography and electrooculography. These signals usually operate in different broadbands, yet follow an impulse-shape transmission, hence being suitable to be applied and detected by the same receiver.
Human biochemistry --- Electrical engineering --- Applied physical engineering --- Biotechnology --- medische biochemie --- bio-engineering --- biotechnologie --- elektrotechniek
Listing 1 - 10 of 24 | << page >> |
Sort by
|