Narrow your search

Library

AP (1)

KDG (1)

KU Leuven (1)

Odisee (1)

Thomas More Kempen (1)

Thomas More Mechelen (1)

UCLL (1)

UGent (1)

ULB (1)

ULiège (1)

More...

Resource type

book (1)

digital (1)

dissertation (1)


Language

English (3)


Year
From To Submit

2013 (2)

1997 (1)

Listing 1 - 3 of 3
Sort by

Book
Designing TSVs for 3D integrated circuits
Authors: ---
ISSN: 21918112 ISBN: 1461455073 1461455081 1283640368 Year: 2013 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits.  It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts. The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs. The authors provide detailed best design practices for designing 3-D power delivery networks.  Since TSVs occupy silicon real-estate and impact device density, this book provides four iterative algorithms to minimize the number of TSVs in a power delivery network. Unlike other existing methods, these algorithms can be applied in early design stages when only functional block- level behaviors and a floorplan are available. Finally, the authors explore the use of Carbon Nanotubes for power grid design as a futuristic alternative to Copper.


Digital
Designing TSVs for 3D Integrated Circuits
Authors: ---
ISBN: 9781461455080 Year: 2013 Publisher: New York, NY Springer

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits.  It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts. The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs. The authors provide detailed best design practices for designing 3-D power delivery networks.  Since TSVs occupy silicon real-estate and impact device density, this book provides four iterative algorithms to minimize the number of TSVs in a power delivery network. Unlike other existing methods, these algorithms can be applied in early design stages when only functional block- level behaviors and a floorplan are available. Finally, the authors explore the use of Carbon Nanotubes for power grid design as a futuristic alternative to Copper.


Dissertation
Architectural retiming : a technique for optimizing latency-constrained circuits
Authors: ---
Year: 1997 Publisher: Seattle (Wash.) : s.n.,

Loading...
Export citation

Choose an application

Bookmark

Abstract

Keywords

Listing 1 - 3 of 3
Sort by