Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Electrical engineering --- Programming --- Artificial intelligence. Robotics. Simulation. Graphics --- KI (kunstmatige intelligentie) --- CAD (computer aided design) --- elektrische circuits

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Advanced Techniques in Logic Synthesis, Optimizations and Applications Edited by: Sunil P Khatri Kanupriya Gulati This book covers recent advances in the field of logic synthesis and design, including Boolean Matching, Logic Decomposition, Boolean satisfiability, Advanced Synthesis Techniques and Applications of Logic Design. All of these topics are valuable to CAD engineers working in Logic Design, Logic Optimization, and Verification. Engineers seeking opportunities for optimizing VLSI integrated circuits will find this book as an invaluable reference, since there is no existing book that covers this material in a systematic fashion. •Covers the latest research in the areas of Boolean Matching, Logic Decomposition, Boolean Satisfiability •Serves as a single-source reference to key topics in logic synthesis, otherwise only available in disparate publications; •Describes a range of synthesis techniques and Applications of logic design.

Integrated circuits -- Very large scale integration -- Design and construction -- Mathematical models. --- Logic design. --- Structural optimization. --- Logic circuits --- Logic design --- Electrical & Computer Engineering --- Electrical Engineering --- Engineering & Applied Sciences --- Computer-aided design --- Data processing --- Computer assisted logic design --- Circuits, Logic --- Design and construction --- Data processing. --- Engineering. --- Computer-aided engineering. --- Electronic circuits. --- Circuits and Systems. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Computers --- Digital electronics --- Electronic circuits --- Interface circuits --- Switching circuits --- Switching theory --- Circuits --- Systems engineering. --- Computer aided design. --- CAD (Computer-aided design) --- Computer-assisted design --- Computer-aided engineering --- Design --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- CAE --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs Kanupriya Gulati Sunil P. Khatri This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition. In particular, this book: Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms; Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X; Helps the reader by presenting example algorithms which may be used by the reader to determine how best to accelerate their specific EDA algorithm; Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints; Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.

Electrical engineering --- Programming --- Artificial intelligence. Robotics. Simulation. Graphics --- Computer. Automation --- computers --- CAD (computer aided design) --- elektrische circuits

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Minimizing and Exploiting Leakage in VLSI Design Nikhil Jayakumar, Suganth Paul, Rajesh Garg, Kanupriya Gulati and Sunil P. Khatri Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents techniques aimed at reducing and exploiting leakage power in digital VLSI ICs. The first part of this book presents several approaches to reduce leakage in a circuit. The second part of this book shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic, with adaptive body bias to make the designs robust to variations. The third part of this book presents design and implementation details of a sub-threshold IC, using the ideas presented in the second part of this book. Provides a variety of approaches to control and exploit leakage, including implicit approaches to find the leakage of all input vectors in a design, techniques to find the minimum leakage vector of a design (with and without circuit modification), ASIC approaches to drastically reduce leakage, and methods to find the optimal reverse bias voltage to maximally reduce leakage. Presents a variation-tolerant, practical design methodology to implement sub-threshold logic using closed-loop adaptive body bias (ABB) and Network of PLA (NPLA) based design. In addition, asynchronous micropipelining techniques are presented, to substantially reclaim the speed penalty of sub-threshold design. Validates the proposed ABB and NPLA sub-threshold design approach by implementing a BFSK transmitter design in the proposed design style. Test results from the fabricated IC are provided as well, indicating that a power improvement of 20X can be obtained for a 0.25um process (projected power improvements are 100X to 500X for 65nm processes).

Electrical engineering --- Programming --- Artificial intelligence. Robotics. Simulation. Graphics --- Computer. Automation --- computers --- CAD (computer aided design) --- elektrische circuits