Listing 1 - 10 of 14 | << page >> |
Sort by
|
Choose an application
"NOx Emission Control Technologies in Stationary and Automotive Internal Combustion Engines: Approaches Toward NOx Free Automobiles presents the fundamental theory of emission formation, particularly the oxides of nitrogen (NOx) and its chemical reactions and control techniques. The book provides a simplified framework for technical literature on NOx reduction strategies in IC engines, highlighting thermodynamics, combustion science, automotive emissions and environmental pollution control."--
Motor vehicles --- Internal combustion engines --- Pollution control devices. --- Exhaust gas. --- Emission control devices (Motor vehicles) --- Exhaust control devices (Motor vehicles) --- Pollution control devices (Motor vehicles) --- Smog control devices (Motor vehicles) --- Air --- Pollution control equipment --- Emissions, Internal combustion engine --- Exhaust gas, Internal combustion engine --- Internal combustion engine emissions --- Internal combustion engine exhaust gas --- Combustion gases --- Emission control devices --- Exhaust control devices --- Smog control devices --- Pollution --- Emissions --- Nitrogen oxides.
Choose an application
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug. This updated second edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures. · Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; · Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage language and methodologies; · Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; · Explains each concept in a step-by-step fashion and applies it to a practical real life example; · Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Computer science. --- Electrical Engineering --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Verilog (Computer hardware description language) --- Electronic digital computers --- Integrated circuits --- Design and construction. --- Verification. --- Hardware verification --- Integrated circuit verification --- Verification of hardware --- Verification of integrated circuits --- Verilog hardware description language (Computer hardware description language) --- Computer hardware description languages --- Computer simulation --- Systems engineering. --- Electronics. --- Circuits and Systems. --- Electronics and Microelectronics, Instrumentation. --- Processor Architectures. --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Informatics --- Science --- Electrical engineering --- Physical sciences --- Design and construction --- Electronic circuits. --- Microelectronics. --- Microprocessors. --- Minicomputers --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Electron-tube circuits --- Electric circuits --- Electron tubes
Choose an application
This book provides a hands-on, application-oriented guide to the language and methodology of both System Verilog Assertions and System Verilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of both System Verilog Assertions and System Verilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug. Covers both System Verilog Assertions and System Verilog Functional Coverage language and methodologies; Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example; Includes practical labs that enable readers to put in practice the concepts explained in the book.
Computer hardware description languages. --- Verilog (Computer hardware description language) --- Verilog hardware description language (Computer hardware description language) --- Hardware description languages, Computer --- Languages, Computer hardware description --- Engineering. --- Microprocessors. --- Electronics. --- Microelectronics. --- Electronic circuits. --- Circuits and Systems. --- Electronics and Microelectronics, Instrumentation. --- Processor Architectures. --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Electrical engineering --- Physical sciences --- Minicomputers --- Construction --- Industrial arts --- Technology --- Computer hardware description languages --- Integrated circuits --- Electronic digital computers --- Computer simulation --- Design and construction --- Data processing --- Design and construction. --- Verification.
Choose an application
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all of the verification sub-fields at a high level, with just enough depth to allow a manager/decision maker or an engineer to grasp the field which can then be pursued in detail with the provided references. He describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.
Engineering. --- Logic design. --- Microprocessors. --- Electronic circuits. --- Circuits and Systems. --- Processor Architectures. --- Logic Design. --- Systems engineering. --- Computer science. --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design, Logic --- Design of logic systems --- Digital electronics --- Electronic circuit design --- Logic circuits --- Machine theory --- Switching theory --- Design and construction --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics
Choose an application
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and Functional Coverage. Readers will benefit from the step-by-step approach to learning language and methodology nuances of both SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification and exhaustive coverage models for functional coverage, thereby drastically reducing their time to design, debug and cover. This updated third edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures. · Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; · Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage languages and methodologies; · Provides practical applications of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; · Explains each concept in a step-by-step fashion and applies it to a practical real life example; · Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Verilog (Computer hardware description language) --- Electronic circuits. --- Electronics. --- Microelectronics. --- Microprocessors. --- Circuits and Systems. --- Electronics and Microelectronics, Instrumentation. --- Processor Architectures. --- Minicomputers --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Electrical engineering --- Physical sciences --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Verilog hardware description language (Computer hardware description language) --- Computer hardware description languages --- Integrated circuits --- Computer simulation
Choose an application
Choose an application
Choose an application
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug. · Covers both SystemVerilog Assertions and SytemVerilog Functional Coverage language and methodologies; · Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; · Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example; · Includes practical labs that enable readers to put in practice the concepts explained in the book.
Electronics --- Electrical engineering --- Applied physical engineering --- Computer science --- Computer architecture. Operating systems --- computers --- elektronica --- ingenieurswetenschappen --- computerkunde --- architectuur (informatica) --- elektrische circuits
Choose an application
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug. This updated second edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures. · Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics; · Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage language and methodologies; · Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies; · Explains each concept in a step-by-step fashion and applies it to a practical real life example; · Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.
Electronics --- Electrical engineering --- Applied physical engineering --- Computer architecture. Operating systems --- microprocessoren --- elektronica --- ingenieurswetenschappen --- micro-elektronica --- architectuur (informatica) --- elektrische circuits
Choose an application
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all of the verification sub-fields at a high level, with just enough depth to allow a manager/decision maker or an engineer to grasp the field which can then be pursued in detail with the provided references. He describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.
Logic --- Electrical engineering --- Applied physical engineering --- Computer science --- Computer architecture. Operating systems --- computers --- ontwerpen --- ingenieurswetenschappen --- computerkunde --- architectuur (informatica) --- elektrische circuits
Listing 1 - 10 of 14 | << page >> |
Sort by
|