Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Parallel programming (Computer science)

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Parallel programming (Computer science) --- Parallel algorithms --- Computer algorithms --- Algorithms

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Parallel processing (Electronic computers) --- High performance computing --- Multiprocessors --- Parallel programming (Computer science) --- Supercomputers

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.

Parallel programming (Computer science) --- Threads (Computer programs) --- Computer hardware. --- Software engineering. --- Computer Hardware. --- Software Engineering/Programming and Operating Systems. --- Computer software engineering --- Engineering --- Computers.

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime symbolic parallelization approach the authors describe reduces significantly the runtime overhead, compared to dynamic or just‐in-time compilation. The new, on‐demand fault‐tolerant loop processing approach described in this book protects loop nests for parallel execution against soft errors. .

Parallel programming (Computer science) --- Computer architecture. --- Engineering. --- Microprocessors. --- Electronics. --- Microelectronics. --- Electronic circuits. --- Circuits and Systems. --- Processor Architectures. --- Electronics and Microelectronics, Instrumentation. --- Architecture, Computer --- Computer programming --- Parallel processing (Electronic computers) --- Systems engineering. --- Computer science. --- Electrical engineering --- Physical sciences --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Electronics --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes