Listing 1 - 10 of 30 | << page >> |
Sort by
|
Choose an application
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
Choose an application
In Low Voltage, Low Power CMOS Current Conveyors, the authors start by giving a brief history of the first and second generation CC. Then, the second generation current-conveyor (CCII) will be considered as a building block in the main active feedback devices and in the implementation of simple analog functions, as an alternative to OA. In the next chapters, the design of CCII topologies will be considered, together with a further look into CCII modern solutions and future trends. The authors will, therefore, describe LV LP CCII implementations, their evolution towards differential and generalized topologies, and new possible CCII applications in some basic analog functions such as filters, impedance simulators and converters, oscillators, among others. Being a concise and modern book on current conveyors, Low Voltage, Low Power CMOS Current Conveyors considers these kinds of devices both in a general environment and for low-voltage low-power applications. This book can constitute an excellent reference for analog designers and researchers and is suitable for use as a textbook in an advanced course on Microelectronics.
Engineering. --- Electrical engineering. --- Electronic circuits. --- Circuits and Systems. --- Electrical Engineering. --- Electric engineering --- Engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Low voltage integrated circuits. --- Direct current amplifiers. --- Metal oxide semiconductors, Complementary.
Choose an application
Current literature is filled with textbooks and research papers describing frequency synthesizers from a front-end wireless transceiver perspective. The emphasis has historically been on evaluating the frequency synthesizer’s performance in the frequency domain, i.e. in terms of phase noise and spurious signals. As microprocessor frequency surges, the need to understand digital requirements for low-jitter and the design of low-jitter frequency synthesizers and clock generators becomes increasingly important. Clock Generators for SOC Processors is dedicated to the time-domain (i.e. jitter) design and analysis of frequency sythesizers and clock generators for microprocessor applications. In the past, such explanations have been scattered, and have not, to this date, been gathered into one comprehensive textbook. Clock Generators for SOC Processors also focuses on the CMOS IC implementation of such synthesizers. An entire chapter is dedicated to low-voltage mixed-signal integrated circuit design in deep submicron CMOS technologies. Subsequent chapters discuss the design and analysis of the most common frequency synthesizer, the phase-locked loop (PLL), as well as state-of-the-art innovative architectures suitable for system-on-a-chip (SOC) processors. Design for Testability (DFT) is also discussed in the context of frequency synthesizers in SOC processors. The book concludes by discussing some of the most common issues that arise in clock interfacing, clock distribution, and accurate delay generation through delay-locked loops (DLLs) as they apply to SOC processors. Such issues mainly arise from having to communicate data and clock signals across multiple clock and power domains. Clock Generators for SOC Processors provides numerous real world applications, as well as practical rules-of-thumb for modern designers to use at the system, architectural, and circuit level.
Frequency synthesizers. --- Frequency changers. --- Frequency converters --- Synthesizers, Frequency --- Engineering. --- Electrical engineering. --- Electronic circuits. --- Circuits and Systems. --- Electrical Engineering. --- Electric current converters --- Electric motors --- Frequency changers --- Oscillators, Crystal --- Signal generators --- Systems engineering. --- Computer engineering. --- Computers --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Electric engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics
Choose an application
by Kurt Keutzer Those looking for a quick overview of the book should fast-forward to the Introduction in Chapter 1. What follows is a personal account of the creation of this book. The challenge from Earl Killian, formerly an architect of the MIPS processors and at that time Chief Architect at Tensilica, was to explain the significant performance gap between ASICs and custom circuits designed in the same process generation. The relevance of the challenge was amplified shortly thereafter by Andy Bechtolsheim, founder of Sun Microsystems and ubiquitous investor in the EDA industry. At a dinner talk at the 1999 International Symposium on Physical Design, Andy stated that the greatest near-term opportunity in CAD was to develop tools to bring the performance of ASIC circuits closer to that of custom designs. There seemed to be some synchronicity that two individuals so different in concern and character would be pre-occupied with the same problem. Intrigued by Earl and Andy’s comments, the game was afoot. Earl Killian and other veterans of microprocessor design were helpful with clues as to the sources of the performance discrepancy: layout, circuit design, clocking methodology, and dynamic logic. I soon realized that I needed help in tracking down clues. Only at a wonderful institution like the University of California at Berkeley could I so easily commandeer an ab- bodied graduate student like David Chinnery with a knowledge of architecture, circuits, computer-aided design and algorithms.
Application specific integrated circuits --- ASICs (Integrated circuits) --- Electronic circuits. --- Electrical engineering. --- Computer-aided engineering. --- Circuits and Systems. --- Electrical Engineering. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Integrated circuits --- CAE --- Engineering --- Electric engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing --- Application-specific integrated circuits.
Choose an application
"As chip size and complexity continues to grow exponentially, the challenges of functional verification are becoming a critical issue in the electronics industry. It is now commonly heard that logical errors missed during functional verification are the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the costs of chip design. To cope with these challenges engineers are increasingly relying on new design and verification methodologies and languages. Transaction-based design and verification, constrained random stimulus generation, functional coverage analysis, and assertion-based verification are all techniques that advanced design and verification teams routinely use today. Engineers are also increasingly turning to design and verification models based on C/C++ and SystemC in order to build more abstract, higher performance hardware and software models and to escape the limitations of RTL HDLs. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques. The book includes realistic examples and shows how SystemC and SCV can be applied to a variety of advanced design and verification tasks." - Stuart Swan.
Integrated circuits --- Verification. --- Systems engineering. --- Computer engineering. --- Computer aided design. --- Circuits and Systems. --- Electrical Engineering. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Electronic circuits. --- Electrical engineering. --- Computer-aided engineering. --- CAE --- Engineering --- Electric engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing --- Hardware verification --- Integrated circuit verification --- Verification of hardware --- Verification of integrated circuits
Choose an application
Improving the performance of the power amplifier is the most pressing problem facing designers of modern radio-frequency (RF) transceivers. Linearity and power efficiency of the transmit path are of utmost importance, and the power amplifier has proven to be the bottleneck for both. High linearity enables transmission at the highest data rates for a given channel bandwidth, and power efficiency prolongs battery lifetime in portable units and reduces heat dissipation in high-power transmitters. Cartesian feedback is a power amplifier linearization technique that acts to soften the tradeoff between power efficiency and linearity in power amplifiers. Despite its compelling, fundamental advantages, the technique has not enjoyed widespread acceptance because of certain implementation difficulties. Feedback Linearization of RF Power Amplifiers introduces new techniques for overcoming the challenges faced by the designer of a Cartesian feedback system. The theory of the new techniques are described and analyzed in detail. The book culminates with the results of the first known fully integrated Cartesian feedback power amplifier system, whose design was enabled by the techniques described. Feedback Linearization of RF Power Amplifiers is a valuable reference work for engineers in the telecommunications industry, industry researchers, academic researchers.
Engineering. --- Electrical engineering. --- Electronic circuits. --- Circuits and Systems. --- Electrical Engineering. --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Electric engineering --- Engineering --- Construction --- Industrial arts --- Technology --- Power amplifiers. --- Feedback (Electronics) --- Amplifiers, Radio frequency. --- Radio frequency amplifiers --- Amplifiers (Electronics) --- Amplifiers, Vacuum-tube --- Vacuum-tube circuits
Choose an application
Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips discusses architectures, circuits and procedures for the optimum design of bandpass sigma-delta (SD) A/D interfaces for mixed-signal chips in standard CMOS technologies. The book differs from others in the very detailed and in-depth coverage of switched-current (SI) errors, which supports the design of high performance SI chips. The book starts with a tutorial presentation of the fundamentals of bandpass SD converters, their applications in communications and their most common architectures. It then presents the basic SI building blocks required for their implementation and analyzes in great detail the operation of these blocks. The influence of SI errors on the performance of the SD modulators (SDMs) is also studied. The outcome is a unique set of models which can be employed with a double purpose: namely, to support iterative procedures employed in mapping specifications onto design parameters; and to allow for accurate behavioural time-domain simulation using MATLAB-like tools. The book is completed with two case studies corresponding to modulators for AM digital radio receivers.
Metal oxide semiconductors, Complementary --- Digital integrated circuits --- Design and construction. --- Electronics. --- Systems engineering. --- Computer engineering. --- Electronics and Microelectronics, Instrumentation. --- Circuits and Systems. --- Electrical Engineering. --- Microelectronics. --- Electronic circuits. --- Electrical engineering. --- Electric engineering --- Engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Microtechnology --- Semiconductors --- Miniature electronic equipment --- Electrical engineering --- Physical sciences
Choose an application
The Verilog Hardware Description Language (Verilog-HDL) has long been the most popular language for describing complex digital hardware. It started life as a proprietary language but was donated by Cadence Design Systems to the design community to serve as the basis of an open standard. That standard was formalized in 1995 by the IEEE in standard 1364-1995. About that same time a group named Analog Verilog International formed with the intent of proposing extensions to Verilog to support analog and mixed-signal simulation. The first fruits of the labor of that group became available in 1996 when the language definition of Verilog-A was released. Verilog-A was not intended to work directly with Verilog-HDL. Rather it was a language with Similar syntax and related semantics that was intended to model analog systems and be compatible with SPICE-class circuit simulation engines. The first implementation of Verilog-A soon followed: a version from Cadence that ran on their Spectre circuit simulator. As more implementations of Verilog-A became available, the group defining the a- log and mixed-signal extensions to Verilog continued their work, releasing the definition of Verilog-AMS in 2000. Verilog-AMS combines both Verilog-HDL and Verilog-A, and adds additional mixed-signal constructs, providing a hardware description language suitable for analog, digital, and mixed-signal systems. Again, Cadence was first to release an implementation of this new language, in a product named AMS Designer that combines their Verilog and Spectre simulation engines.
Engineering. --- Computer hardware. --- Computer-aided engineering. --- Electrical engineering. --- Electronic circuits. --- Circuits and Systems. --- Electrical Engineering. --- Computer Hardware. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Electric engineering --- Engineering --- CAE --- Construction --- Industrial arts --- Technology --- Data processing
Choose an application
Floating Gate Devices: Operation and Compact Modeling focuses on standard operations and compact modeling of memory devices based on Floating Gate architecture. Floating Gate devices are the building blocks of Flash, EPROM, EEPROM memories. Flash memories, which are the most versatile nonvolatile memories, are widely used to store code (BIOS, Communication protocol, Identification code,) and data (solid-state Hard Disks, Flash cards for digital cameras,). The reader, who deals with Floating Gate memory devices at different levels - from test-structures to complex circuit design - will find an essential explanation on device physics and technology, and also circuit issues which must be fully understood while developing a new device. Device engineers will use this book to find simplified models to design new process steps or new architectures. Circuit designers will find the basic theory to understand the use of compact models to validate circuits against process variations and to evaluate the impact of parameter variations on circuit performances. Floating Gate Devices: Operation and Compact Modeling is meant to be a basic tool for designing the next generation of memory devices based on FG technologies.
Flash memories (Computers) --- Gate array circuits. --- Systems engineering. --- Computer engineering. --- Computer science. --- Computer Engineering. --- Circuits and Systems. --- Electrical Engineering. --- Processor Architectures. --- Electronic circuits. --- Electrical engineering. --- Microprocessors. --- Minicomputers --- Electric engineering --- Engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Computers --- Design and construction --- Memories, Flash (Computers) --- Random access memory --- Semiconductor storage devices --- Gate arrays --- Integrated circuits
Choose an application
As the feature size decreases in deep sub-micron designs, coupling capacitance becomes the dominant factor in total capacitance. The resulting crosstalk noise may be responsible for signal integrity issues and significant timing variation. Traditionally, static timing analysis tools have ignored cross coupling effects between wires altogether. Newer tools simply approximate the coupling capacitance by a 2X Miller factor in order to compute the worst case delay. The latter approach not only reduces delay calculation accuracy, but can also be shown to underestimate the delay in certain scenarios. This book describes accurate but conservative methods for computing delay variation due to coupling. Furthermore, most of these methods are computationally efficient enough to be employed in a static timing analysis tool for complex integrated digital circuits. To achieve accuracy, a more accurate computation of the Miller factor is derived. To achieve both computational efficiency and accuracy, a variety of mechanisms for pruning the search space are detailed, including: -Spatial pruning - reducing aggressors to those in physical proximity, -Electrical pruning - reducing aggressors by electrical strength, -Temporal pruning - reducing aggressors using timing windows, -Functional pruning - reducing aggressors by Boolean functional analysis.
Engineering. --- Computer-aided engineering. --- Electrical engineering. --- Electronic circuits. --- Circuits and Systems. --- Electrical Engineering. --- Computer-Aided Engineering (CAD, CAE) and Design. --- Systems engineering. --- Computer engineering. --- Computer aided design. --- CAE --- Engineering --- Electric engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics --- Data processing --- Crosstalk. --- Cross talk --- Electromagnetic interference --- Signal integrity (Electronics)
Listing 1 - 10 of 30 | << page >> |
Sort by
|