Narrow your search

Library

IMEC (2)

ULB (2)

ULiège (2)

UCLouvain (1)


Resource type

book (2)


Language

English (2)


Year
From To Submit

2003 (2)

Listing 1 - 2 of 2
Sort by
Substrate noise : analysis and optimization for IC design
Author:
ISBN: 9780792373254 0792373251 9780306481710 0306481715 Year: 2003 Publisher: New York, New York : Kluwer Academic Publishers,

Loading...
Export citation

Choose an application

Bookmark

Abstract

In the past decade, substrate noise has had a constant and significant impact on the design of analog and mixed-signal integrated circuits. Only recently, with advances in chip miniaturization and innovative circuit design, has substrate noise begun to plague fully digital circuits as well. To combat the effects of substrate noise, heavily over-designed structures are generally adopted, thus seriously limiting the advantages of innovative technologies. Substrate Noise: Analysis and Optimization for IC Design addresses the main problems posed by substrate noise from both an IC and a CAD designer perspective. The effects of substrate noise on performance in digital, analog, and mixed-signal circuits are presented, along with the mechanisms underlying noise generation, injection, and transport. Popular solutions to the substrate noise problem and the trade-offs often debated by designers are extensively discussed. Non-traditional approaches as well as semi-automated techniques to combat substrate noise are also addressed. Substrate Noise: Analysis and Optimization for IC Design will be of interest to researchers and professionals interested in signal integrity, as well as to mixed signal and RF designers.

The design of low noise oscillators
Authors: ---
ISBN: 0792384555 0306481995 9780792384557 Year: 2003 Publisher: New York : Kluwer Academic Publishers,

Loading...
Export citation

Choose an application

Bookmark

Abstract

It is hardly a revelation to note that wireless and mobile communications have grown tremendously during the last few years. This growth has placed stringent requi- ments on channel spacing and, by implication, on the phase noise of oscillators. C- pounding the challenge has been a recent drive toward implementations of transceivers in CMOS, whose inferior 1/f noise performance has usually been thought to disqualify it from use in all but the lowest-performance oscillators. Low noise oscillators are also highly desired in the digital world, of course. The c- tinued drive toward higher clock frequencies translates into a demand for ev- decreasing jitter. Clearly, there is a need for a deep understanding of the fundamental mechanisms g- erning the process by which device, substrate, and supply noise turn into jitter and phase noise. Existing models generally offer only qualitative insights, however, and it has not always been clear why they are not quantitatively correct.

Listing 1 - 2 of 2
Sort by