Listing 1 - 2 of 2 |
Sort by
|
Choose an application
Current-Mode digital circuits have been extensively analyzed and used since the early days of digital ICs. In particular, bipolar Current-Mode digital circuits emerged as an approach to realize digital circuits with the highest speed. Together with its speed performance, CMOS Current-Mode logic has been rediscovered to allow logic gates implementations which, in contrast to classical VLSI CMOS digital circuits, have the feature of low noise level generation. Thus, CMOS Current-Mode gates can be efficiently used inside analog and mixed-signal ICs, which require a low noise silicon environment. For these reasons, until today, many works and results have been published which reinforce the importance of Current-Mode digital circuits. In the topic of Current-Mode digital circuits, the authors spent a lot of effort in the last six years, and their original results highly enhanced both the modeling and the related design methodologies. Since the fundamental Current-Mode logic building block is the classical differential amplifier, the winning idea, that represents the starting point of the authors’ research, was to change the classical point of view typically followed in the investigation and design of Current-Mode digital circuits. In particular, they properly exploited classical paradigms developed and used in the analog circuit domain (a topic in which one of the authors maturated a great experience).
Bipolar transistors --- Metal oxide semiconductors --- Digital electronics --- Design. --- Digital circuits --- Digital techniques (Electronics) --- Electronic systems --- Electronics --- Unipolar transistors --- Semiconductors --- Transistors --- Charge coupled devices --- Two-junction transistors --- Systems engineering. --- Computer engineering. --- Engineering design. --- Electronics. --- Circuits and Systems. --- Electrical Engineering. --- Engineering Design. --- Electronics and Microelectronics, Instrumentation. --- Electrical engineering --- Physical sciences --- Design, Engineering --- Engineering --- Industrial design --- Strains and stresses --- Computers --- Engineering systems --- System engineering --- Industrial engineering --- System analysis --- Design --- Design and construction --- Electronic circuits. --- Electrical engineering. --- Microelectronics. --- Microminiature electronic equipment --- Microminiaturization (Electronics) --- Microtechnology --- Miniature electronic equipment --- Electric engineering --- Electron-tube circuits --- Electric circuits --- Electron tubes
Choose an application
This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate and postgraduate students (already familiar with digital circuits and timing). • Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems • Offers in-depth analysis of the impact of nanometer effects on design tradeoffs • Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits • Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop .
Engineering. --- Circuits and Systems. --- Electronic Circuits and Devices. --- Processor Architectures. --- Nanotechnology and Microengineering. --- Computer science. --- Systems engineering. --- Ingénierie --- Informatique --- Ingénierie des systèmes --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Metal oxide semiconductors, Complementary --- Flip chip technology. --- Integrated circuits --- Design and construction. --- Very large scale integration --- Flip chip devices --- Microprocessors. --- Electronic circuits. --- Nanotechnology. --- Electronic packaging --- Construction --- Industrial arts --- Technology --- Informatics --- Science --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Molecular technology --- Nanoscale technology --- High technology --- Minicomputers --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics
Listing 1 - 2 of 2 |
Sort by
|