Listing 1 - 4 of 4 |
Sort by
|
Choose an application
Flash memory devices have represented a breakthrough in storage since their inception in the mid-1980s, and innovation is still ongoing. The peculiarity of such technology is an inherent flexibility in terms of performance and integration density according to the architecture devised for integration. The NOR Flash technology is still the workhorse of many code storage applications in the embedded world, ranging from microcontrollers for automotive environment to IoT smart devices. Their usage is also forecasted to be fundamental in emerging AI edge scenario. On the contrary, when massive data storage is required, NAND Flash memories are necessary to have in a system. You can find NAND Flash in USB sticks, cards, but most of all in Solid-State Drives (SSDs). Since SSDs are extremely demanding in terms of storage capacity, they fueled a new wave of innovation, namely the 3D architecture. Today “3D” means that multiple layers of memory cells are manufactured within the same piece of silicon, easily reaching a terabit capacity. So far, Flash architectures have always been based on "floating gate," where the information is stored by injecting electrons in a piece of polysilicon surrounded by oxide. On the contrary, emerging concepts are based on "charge trap" cells. In summary, flash memory devices represent the largest landscape of storage devices, and we expect more advancements in the coming years. This will require a lot of innovation in process technology, materials, circuit design, flash management algorithms, Error Correction Code and, finally, system co-design for new applications such as AI and security enforcement.
retention characteristic --- high-κ --- nonvolatile charge-trapping memory --- stack engineering --- NOR flash memory --- aluminum oxide --- NAND flash memory --- interference --- Technology Computer Aided Design (TCAD) simulation --- disturbance --- program --- non-volatile memory (NVM) --- 3D NAND Flash memories --- random telegraph noise --- Flash memory reliability --- test platform --- endurance --- support vector machine --- raw bit error --- 3D NAND Flash --- RBER --- reliability --- flash signal processing --- randomization scheme --- solid-state drives --- 3D flash memory --- performance cliff --- tail latency --- garbage collection --- artificial neural network --- error correction code --- work function --- effective work function --- dipole --- metal gate --- high-k --- SiO2 --- interfacial reaction --- MHONOS --- erase performance --- 3D NAND flash memory --- temperature --- read disturb --- n/a
Choose an application
This Special Issue aims to examine high-density solid-state memory devices and technologies from various standpoints in an attempt to foster their continuous success in the future. Considering that broadening of the range of applications will likely offer different types of solid-state memories their chance in the spotlight, the Special Issue is not focused on a specific storage solution but rather embraces all the most relevant solid-state memory devices and technologies currently on stage. Even the subjects dealt with in this Special Issue are widespread, ranging from process and design issues/innovations to the experimental and theoretical analysis of the operation and from the performance and reliability of memory devices and arrays to the exploitation of solid-state memories to pursue new computing paradigms.
resistive switching memory --- in-memory computing --- crosspoint array --- artificial intelligence --- deep learning --- dielectric --- RTN --- TAT --- Wiener–Khinchin --- transient analysis --- phonon --- surface roughness --- spectral index --- power spectrum --- program suspend --- 3D NAND Flash --- Solid State Drives --- MOSFET --- low-frequency noise --- random telegraph noise --- evaluation method --- array test pattern --- STT-MRAM --- spintronics --- CoFeB --- composite free layer --- low power electronics --- NAND Flash memory --- endurance --- reliability --- oxide trapped charge --- artificial neural networks --- neuromorphic computing --- NOR Flash memory arrays --- program noise --- pulse-width modulation --- 3D NAND --- floating gate cell --- charge-trap cell --- CMOS under array --- bumpless --- TSV --- WOW --- COW --- BBCube --- bandwidth --- yield --- power consumption --- thermal management --- n/a --- Wiener-Khinchin
Choose an application
The International Symposium on Future ICT (Future-ICT 2019) in conjunction with the 4th International Symposium on Mobile Internet Security (MobiSec 2019) was held on 17–19 October 2019 in Taichung, Taiwan. The symposium provided academic and industry professionals an opportunity to discuss the latest issues and progress in advancing smart applications based on future ICT and its relative security. The symposium aimed to publish high-quality papers strictly related to the various theories and practical applications concerning advanced smart applications, future ICT, and related communications and networks. It was expected that the symposium and its publications would be a trigger for further related research and technology improvements in this field.
normalized cross-correlation --- fast algorithm --- first-order moment --- systolic array --- multiplication complexity --- IoT --- sustainability --- hybrid RAM disk --- direct byte read --- secondary storage --- operating system --- PM2.5 concentration estimation --- digital image processing --- automatic region of interest selection --- data exclusion --- linear regression --- census transform --- sparse census transform --- disparity --- stereo vision --- data hiding --- multidimensional --- embedding efficiency --- mini-SuDoKu --- security --- NAND flash memory --- P/E cycle --- compression --- adaptive ECC --- RAID scattering --- stripe log --- parity --- secret image sharing --- maze matrix --- cheat detection --- cheater identification --- controller area network --- intrusion detection system --- in-vehicle network security --- machine learning --- hierarchical approach --- anomaly detection --- MLHC --- IWSNs --- error models --- IEEE 802.15.4 --- second-order Markov chain --- OpenWSN --- transmission reliability --- certificateless signature --- aggregate signature --- arbitrated signature --- public key replace attack --- epidemic management --- GNSS/GPS --- infectious disease --- isolation --- social networking service --- hot spot --- adaptive data rate (ADR) --- transmit power control (TPC) --- time division multiple access (TDMA) --- wireless sensor network (WSN) --- power consumption --- Internet of Things (IoT) --- n/a
Choose an application
Computing systems are undergoing a transformation from logic-centric towards memory-centric architectures, where overall performance and energy efficiency at the system level are determined by the density, performance, functionality and efficiency of the memory, rather than the logic sub-system.
n/a --- image classification --- bipolar resistive switching characteristics --- bioelectronic devices --- self-directed channel (SDC) --- programmable ramp-down current pulses --- nanoparticles --- protein --- DRAM --- convolutional neural networks --- silicon oxide-based memristors --- electrochemical metallization cell --- magnetic tunnel junction --- power gating --- resistance switching mechanism --- BCH --- Fast Fourier Transform --- nucleic acid --- biomemory --- conductive filament --- resistive random access memory (RRAM) --- non-von Neumann architecture --- emerging technologies --- Galois field --- variability --- logic-in-memory --- charge spreading --- memristor --- Hebbian training --- crossbar --- quantum point contact --- SONOS --- bionanohybrid material --- ECG --- neuromorphic computing --- CUDA --- low-latency --- iBM --- Oxygen-related trap --- nonvolatile memory --- phase change memory --- floating gate --- non-von neumann architecture --- 3D-stacked --- STT-MRAM --- solution-based dielectric --- GPU --- Internet of things --- configurable logic-in-memory architecture --- memory wall --- biologic gate --- synaptic weight --- guide training --- ion conduction --- perpendicular Nano Magnetic Logic (pNML) --- Weibull distribution --- real-time system --- in-DRAM cache --- task placement --- dynamic voltage scaling --- MCU (microprogrammed control unit) --- wire resistance --- multi-level cell --- chalcogenide --- decoder --- character recognition --- matrix-vector multiplication --- hybrid --- magnetoresistive random access memory --- blockchain --- electrochemical metallization (ECM) --- RISC-V --- U-shape recessed channel --- neuromorphic system --- in-memory computing --- crossbar array --- associative processor --- low-power --- plasma treatment --- voltage-controlled magnetic anisotropy --- flash memory --- resistive memory --- analogue computing --- bioprocessor --- annealing temperatures --- data retention --- flip-flop --- low-power technique
Listing 1 - 4 of 4 |
Sort by
|