Listing 1 - 1 of 1 |
Sort by
|
Choose an application
Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.
Analog-to-digital converters -- Design. --- Analog-to-digital converters-- Design and construction. --- Analog-to-digital converters. --- Analog-to-digital converters --- Electrical & Computer Engineering --- Engineering & Applied Sciences --- Electrical Engineering --- Engineering. --- Electronic circuits. --- Circuits and Systems. --- Analog-digital converters --- Analog electronic systems --- Computer input-output equipment --- Digital electronics --- Electronic data processing --- Systems engineering. --- Engineering systems --- System engineering --- Engineering --- Industrial engineering --- System analysis --- Design and construction --- Electron-tube circuits --- Electric circuits --- Electron tubes --- Electronics
Listing 1 - 1 of 1 |
Sort by
|