Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Elektrische energie

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Chemistry --- batterijen --- elektrische energie

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input. 2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.

Electrical engineering --- elektrische energie --- engineering --- elektrische circuits

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Synchronized Phasor Measurement and Their Applications presents the historical development of the synchronized phasor measurement technology, which is the most accurate wide area measurements (WAMS) technology for power systems, and points the path for the applications of these measurements to be realized in coming years. The synchronized phasor measurement concept was introduced by the authors about 25 years ago and has been developing at a steady pace through the research of the authors as well as their colleagues throughout the world. It is now a mature technology with products being offered by leading manufacturers of electric power equipment. Electric Power Systems are an essential infrastructure of modern society and have been characterized as the largest man-made machines. Catastrophic failures of power systems - popularly known as blackouts - occur infrequently, but when they occur they cause great disruption to the fabric of industrial societies. In recent years, it has become evident that precise measurements of power systems' state in real time is a very important tool for managing the operation of power systems, as well as mitigating some of the effects of catastrophic failures. It has been well recognized by experts that synchronized phasor measurements offer the most direct and accurate tool for determining the state of the power system. Synchronized Phasor Measurement and Their Applications serves as a source for serious researchers and graduate students in universities and industrial organizations.

Electronics --- Electrical engineering --- elektrische energie --- engineering --- elektronica

Choose an application

• Reference Manager
• EndNote
• RefWorks (Direct export to RefWorks)

Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input. 2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.

Electrical engineering --- elektrische energie --- engineering --- elektrische circuits