Narrow your search

Library

AP (3)

EhB (3)

KDG (3)

KU Leuven (3)

Odisee (3)

Thomas More Kempen (3)

Thomas More Mechelen (3)

UCLL (3)

ULB (3)

ULiège (3)

More...

Resource type

book (6)

digital (3)


Language

English (9)


Year
From To Submit

2012 (9)

Listing 1 - 9 of 9
Sort by

Book
Managing temperature effects in nanoscale adaptive systems
Authors: ---
ISBN: 1461407478 9786613353382 1283353385 1461407486 Year: 2012 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book discusses new techniques for detecting, controlling, and exploiting the impacts of temperature variations on nanoscale circuits and systems.  It provides a holistic discussion of temperature management, including physical phenomena (reversal of the MOSFET temperature dependence) that have recently become problematic, along with circuit techniques for detecting, controlling, and adapting to these phenomena. A detailed discussion is also included of the general aspects of thermal-aware system design and management of temperature-induced faults. A new sensor system is described that can determine the temperature dependence as well as the operating temperature to improve system reliability.  A new method is presented to control a circuit’s temperature dependence by individually tuning pull-up and pull-down networks to their temperature-insensitive operating points. This method extends the range of supply voltages that can be made temperature-insensitive, achieving insensitivity at nominal voltage for the first time. Provides background on aspects of nanoscale circuits and systems that are affected by temperature, how they are affected by temperature, and what systems can be used to reduce these effects; Describes chip implementation details of a new type of temperature sensor that can ensure reliable operation across multiple temperature dependences; Includes new methods for achieving temperature insensitivity with example circuits and fabrication-related details such as process variation management.              .


Book
Error control for network-on-chip links
Authors: ---
ISBN: 1441993126 9786613351029 1283351021 1441993134 1489986332 Year: 2012 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

As technology scales into nanoscale regime, it is impossible to guarantee the perfect hardware design. Moreover, if the requirement of 100% correctness in hardware can be relaxed, the cost of manufacturing, verification, and testing will be significantly reduced. Many approaches have been proposed to address the reliability problem of on-chip communications. This book focuses on the use of error control codes (ECCs) to improve on-chip interconnect reliability. Coverage includes detailed description of key issues in NOC error control faced by circuit and system designers, as well as practical error control techniques to minimize the impact of these errors on system performance. Provides a detailed background on the state of error control methods for on-chip interconnects; Describes the use of more complex concatenated codes such as Hamming Product Codes with Type-II HARQ, while emphasizing integration techniques for on-chip interconnect links; Examines energy-efficient techniques for integrating multiple error control methods in on-chip interconnects; Introduces various design techniques to tradeoff the reliability and energy consumption of on-chip interconnects, including implementation of low link swing voltage and dynamic voltage scaling with error control codes, combination of Hamming product codes with type-II hybrid ARQ, and configurable error control codes implementation.  .


Book
Transient and permanent error control for networks-on-chip
Authors: ---
ISBN: 1461409616 9786613443984 1461409624 1283443988 Year: 2012 Publisher: New York : Springer,

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book addresses reliability and energy efficiency of on-chip networks using a configurable error control coding (ECC) scheme for datalink-layer transient error management. The method can adjust both error detection and correction strengths at runtime by varying the number of redundant wires for parity-check bits. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance. Includes a complete survey of error control methods for reliable networks-on-chip, evaluated for reliability, energy and performance metrics; Provides analysis of error control in various network-on-chip layers, as well as presentation of an innovative multi-layer error control coding technique; Presents state-of-the-art solutions to address simultaneously reliability, energy and performance; Describes configurable error management solutions and their hardware implementation details for variable noise conditions; Provides details of a flexible and parallel NoC simulator and corresponding simulation setup to achieve the reported results.    .


Digital
Error Control for Network-on-Chip Links
Authors: ---
ISBN: 9781441993137 Year: 2012 Publisher: New York, NY Springer New York


Digital
Managing Temperature Effects in Nanoscale Adaptive Systems
Authors: ---
ISBN: 9781461407485 Year: 2012 Publisher: New York, NY Springer New York

Loading...
Export citation

Choose an application

Bookmark

Abstract


Digital
Transient and Permanent Error Control for Networks-on-Chip
Authors: ---
ISBN: 9781461409625 Year: 2012 Publisher: New York, NY Springer New York

Loading...
Export citation

Choose an application

Bookmark

Abstract


Book
Error Control for Network-on-Chip Links
Authors: --- ---
ISBN: 9781441993137 Year: 2012 Publisher: New York, NY Springer New York

Loading...
Export citation

Choose an application

Bookmark

Abstract

As technology scales into nanoscale regime, it is impossible to guarantee the perfect hardware design. Moreover, if the requirement of 100% correctness in hardware can be relaxed, the cost of manufacturing, verification, and testing will be significantly reduced. Many approaches have been proposed to address the reliability problem of on-chip communications. This book focuses on the use of error control codes (ECCs) to improve on-chip interconnect reliability. Coverage includes detailed description of key issues in NOC error control faced by circuit and system designers, as well as practical error control techniques to minimize the impact of these errors on system performance. Provides a detailed background on the state of error control methods for on-chip interconnects; Describes the use of more complex concatenated codes such as Hamming Product Codes with Type-II HARQ, while emphasizing integration techniques for on-chip interconnect links; Examines energy-efficient techniques for integrating multiple error control methods in on-chip interconnects; Introduces various design techniques to tradeoff the reliability and energy consumption of on-chip interconnects, including implementation of low link swing voltage and dynamic voltage scaling with error control codes, combination of Hamming product codes with type-II hybrid ARQ, and configurable error control codes implementation.  


Book
Managing Temperature Effects in Nanoscale Adaptive Systems
Authors: --- ---
ISBN: 9781461407485 Year: 2012 Publisher: New York, NY Springer New York

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book discusses new techniques for detecting, controlling, and exploiting the impacts of temperature variations on nanoscale circuits and systems.  It provides a holistic discussion of temperature management, including physical phenomena (reversal of the MOSFET temperature dependence) that have recently become problematic, along with circuit techniques for detecting, controlling, and adapting to these phenomena. A detailed discussion is also included of the general aspects of thermal-aware system design and management of temperature-induced faults. A new sensor system is described that can determine the temperature dependence as well as the operating temperature to improve system reliability.  A new method is presented to control a circuit's temperature dependence by individually tuning pull-up and pull-down networks to their temperature-insensitive operating points. This method extends the range of supply voltages that can be made temperature-insensitive, achieving insensitivity at nominal voltage for the first time. Provides background on aspects of nanoscale circuits and systems that are affected by temperature, how they are affected by temperature, and what systems can be used to reduce these effects; Describes chip implementation details of a new type of temperature sensor that can ensure reliable operation across multiple temperature dependences; Includes new methods for achieving temperature insensitivity with example circuits and fabrication-related details such as process variation management.              


Book
Transient and Permanent Error Control for Networks-on-Chip
Authors: --- ---
ISBN: 9781461409625 Year: 2012 Publisher: New York, NY Springer New York

Loading...
Export citation

Choose an application

Bookmark

Abstract

This book addresses reliability and energy efficiency of on-chip networks using a configurable error control coding (ECC) scheme for datalink-layer transient error management. The method can adjust both error detection and correction strengths at runtime by varying the number of redundant wires for parity-check bits. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance. Includes a complete survey of error control methods for reliable networks-on-chip, evaluated for reliability, energy and performance metrics; Provides analysis of error control in various network-on-chip layers, as well as presentation of an innovative multi-layer error control coding technique; Presents state-of-the-art solutions to address simultaneously reliability, energy and performance; Describes configurable error management solutions and their hardware implementation details for variable noise conditions; Provides details of a flexible and parallel NoC simulator and corresponding simulation setup to achieve the reported results.    

Listing 1 - 9 of 9
Sort by